A fully-integrated voltage controlled oscillator WCO) and RF diversity receiver are fabricated in a bipolar IC technology called silicon on anything. With this silicon based technology it is possible to fabricate low-power transistors, as well as integrated inductors that have a quality factor >25 a t 1GHz. The inductors in the VCO exhibit a maximum quality factor of 29 at 4GHz, with a self-resonance frequency of 10.5GHz. In standard silicon based processes it is difficult to implement fully integrated VCOs because of the limitation in performance of the resonant circuit components, especially the inductors. The main drawbacks for the integration of inductors on silicon are well known; due to the losses associated with the silicon substrate it is very difficult to build inductors with quality factors of >10 a t 1GHz. It is possible to build better inductors by local etching of silicon underneath the inductors, however this is a nonstandard processing step that industry is hesitant to use [l]. An alternative is to use high ohmic silicon, but spread in substrate doping level will affect the inductor performance [21.
A fully-integrated voltage controlled oscillator WCO) and RF diversity receiver are fabricated in a bipolar IC technology called silicon on anything. With this silicon based technology it is possible to fabricate low-power transistors, as well as integrated inductors that have a quality factor >25 a t 1GHz. The inductors in the VCO exhibit a maximum quality factor of 29 at 4GHz, with a self-resonance frequency of 10.5GHz. In standard silicon based processes it is difficult to implement fully integrated VCOs because of the limitation in performance of the resonant circuit components, especially the inductors. The main drawbacks for the integration of inductors on silicon are well known; due to the losses associated with the silicon substrate it is very difficult to build inductors with quality factors of >10 a t 1GHz. It is possible to build better inductors by local etching of silicon underneath the inductors, however this is a nonstandard processing step that industry is hesitant to use [l] . An alternative is to use high ohmic silicon, but spread in substrate doping level will affect the inductor performance [21. Silicon on anything is a silicon IC process that takes a more radical approach to removal of the losses associated with the silicon substrate. The substrate is removed and replaced by a dielectric material such as glass [31. Figure 1 shows how this transfer is achieved. The starting point is an SO1 wafer on which the active and passive devices are fully processed in a standard clean-room environment. Once removed from the clean-room, a glass plate is glued on top of the circuits using W-hardening glue. Secondly the original silicon substrate is etched back to the buried oxide layer. Bondpads are contacted by local opening of the buried oxide. To reduce the power consumption of RF circuits a lateral bipolar npn transistor with 0.1pml active area, using 0.5pm lithography, is built in the silicon epi layer. A summary of key transistor parameters for two different collector lengths is given in Table 1 . An additional advantage of this technology is that good isolation can be achieved between circuit blocks.
A number of test ICs use the technology described above. The first contains an oscillator and programmable divider chain for use in a synthesizer loop. A block diagram of this IC is drawn in Figure 2 . The divider chain consists of one travelling wave divider, three divide-by-2 master-slave flip-flop prescalers and 11 programmable divide-by-213 current-mode logic dividers, allowing frequency division ratios between 32768 and 65520 to be programmed. The outputs of the travelling wave divider are buffered and provide quadrature outputs at 1.8GHz. Because the bipolar transistors run a t current levels typically in the range of 2 to 25@, the impedance levels on chip are high. In the SOA process all RF signals need to be buffered on chip to allow measurements in an external 50!2 system. To minimize power consumption the number of RF I/O pins should be as small as possible, i.e., the best solution would be to combine all transceiver circuits onto a single die. The total nominal current consumption for this IC is SOOpA, excluding the RF output buffers. The oscillator circuit topology is drawn in Figure 3 . It is a basic balanced oscillator that uses a cross-coupled differential pair and two emitter-followers as a feedback amplifier. Each tail current is 1 O O p A feeding 10 devices in parallel. Two on-chip pin diodes with a quality factor of approximately 25 at 3.6GHz are used as varactors. The diodes have a capacitance of 22fF to 36fF for 0 to 3.6V reverse bias, and allow the oscillator to be tuned over 25MHz. The inductors are built up of a two-layer-aluminum stack with 3.5pm total thickness. For simulation, a simple LCR model is fitted to the measured inductor data.
Simulations with SpectreRF show that the emitter followers have a n equal contribution to the phase noise compared to the differential pair. This configuration gives the largest possible bandwidth of the negative resistance (-R) amplifier cell. During experiments it is possible to switch off the travelling wave divider, verifymg that the 3.6GHz signal originates from the oscillator and is not a second harmonic of a 1.8GHz spur. In Figure 4 the phase noise performance of the divided oscillator output a t 1.8GHz is shown. A key figure is a phase noise of -112dBcEIz at 2MHz offset from the carrier, at a power consumption of 1.2mW in total for both oscillator and travelling divider. The travelling wave divider consumes only 200pW. The phase noise performance of this oscillator is compared to several other publications in Figure 5 . In this figure an extrapolation is made to enable a fair comparison. The theoretical phase noise a t a n offset that is equal to the oscillation frequency is calculated, assuming 6dB/octave decrease in phase noise. Furthermore the reported results are normalized to a power consumption of 1mW.
The second chip is a single down-conversion front end that can be used to build a n equal gain diversity receiver. A block diagram of two such receivers connected for dual-beam equal-gain antenna diversity operation is shown in Figure 6 . The phase shifting for beam forming is carried out after the quadrature down conversion by adding weighted I and Q signals. The weighting is through the 4 variable gain amplifiers in Figure 6 controlled by dual 8b DACs. The RF input of the receiver LNA uses a combination of LC circuits and electronic buffers to achieve the required impedance transform. It is implemented with a n integrated LC type transformer that feeds into a common base stage that consists of 2x7 transistors running a t 24pA each, with 300Q input impedance. The output of this stage is connected to two differential pairs that provide variable gain operation. These feed into the RF inputs of the mixers. The LNA provides 20dB of gain at 336pA with a 4dB noise figure and -20dBm IIP3. The mixers themselves provide 17dB gain, whereas the phase shifters have a maximum gain of OdB. The measured performance shows 35dB overall gain, with 6.2dB noise figure and -22dBm IIP3. Measured supply current is 1 . 0 1~4 a t 3.0V, with about half that current going into the LNA and mixers, and the other half into the DACs and phase shifters. 
